首页>
外国专利>
Structures and methods of testing interconnect structures in programmable logic devices
Structures and methods of testing interconnect structures in programmable logic devices
展开▼
机译:测试可编程逻辑器件中互连结构的结构和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
Structures enabling the efficient testing of interconnect in programmable logic devices (PLDS), and methods utilizing these structures. A PLD includes a non-homogeneous array of programmable logic blocks and an array of standardized interconnect blocks, where the same interconnect block is used for different types of logic blocks. Coupled between each of the interconnect blocks and the associated logic block is a standardized test structure, allowing the same test configuration to be used for each interconnect block even though the interconnect blocks are associated with logic blocks of different types. In some embodiments, one or more types of logic blocks are not associated with standardized test structures. These logic blocks are coupled directly to their associated interconnect blocks, and are preferably of a type that can be configured to emulate the standardized test structure. Thus, by a correct application of configuration data all of the interconnect blocks display the same behavior.
展开▼