首页>
外国专利>
Fail-safe zero delay buffer with automatic internal reference
Fail-safe zero delay buffer with automatic internal reference
展开▼
机译:具有自动内部基准的故障安全零延迟缓冲器
展开▼
页面导航
摘要
著录项
相似文献
摘要
An apparatus comprising a first circuit and a second circuit. The first circuit may comprise a control circuit and an oscillator. The control circuit may be configured to generate a control signal in response to a first reference signal and a second reference signal. The oscillator may be configured to generate the second reference signal in response to the control signal and a timing signal. The control signal is generally held when the first reference signal is lost. The second circuit may be configured to generate one or more output signals in response to the second reference signal and one of the one or more output signals. The one or more output signals may have a controlled delay with respect to the first reference signal.
展开▼