首页> 外国专利> Custom clock interconnects on a standardized silicon platform

Custom clock interconnects on a standardized silicon platform

机译:在标准芯片平台上的定制时钟互连

摘要

A standardized silicon platform chip has a substrate surface with an array of unconnected transistors that surround islands. The islands have circuit elements that are interconnectable within each island to form a plurality of varied circuit functions for each of the islands. The varied circuit functions include both application functions and clock functions. Interconnect layers are deposited over the substrate surface to interconnect the circuit elements within each island to complete the varied circuit functions. The varied circuit functions include varied levels of integration including at least gates, flip-flops, clock trees, and oscillators. The varied circuit functions are custom connectable to the array of unconnected transistors to form standard clock resources for the standardized silicon platform chip.
机译:标准化的硅平台芯片具有衬底表面,该衬底表面具有围绕岛的未连接晶体管的阵列。这些岛具有可在每个岛内互连的电路元件,以为每个岛形成多个变化的电路功能。各种电路功能包括应用功能和时钟功能。互连层沉积在基板表面上,以互连每个岛内的电路元件,以完成各种电路功能。各种电路功能包括各种集成度,至少包括门,触发器,时钟树和振荡器。各种电路功能可定制连接到未连接的晶体管阵列,以形成标准化硅平台芯片的标准时钟资源。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号