首页> 外国专利> Lower power and reduced device split local and continuous bitline for domino read SRAMs

Lower power and reduced device split local and continuous bitline for domino read SRAMs

机译:较低的功耗并减少了用于多米诺读取SRAM的设备拆分的局部和连续位线

摘要

A method, an apparatus, and a computer program are provided to reading indicia from an SRAM cell. A low value is generated on a write true line. A high value is generated on a continuous bit_line. The true node of the SRAM cell is evaluated through use of a floating voltage coupled to the true node of the SRAM cell. If the floating voltage stays substantially constant, the value read from the SRAM cell is a high. If the floating voltage is drained to ground, the value read from the SRAM cell is a low.
机译:提供了一种用于从SRAM单元读取标记的方法,装置和计算机程序。在写真线上产生一个低值。在连续的bit_line上生成一个高值。通过使用耦合到SRAM单元真实节点的浮动电压来评估SRAM单元的真实节点。如果浮动电压基本保持恒定,则从SRAM单元读取的值很高。如果浮动电压被排放到地,则从SRAM单元读取的值很低。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号