首页>
外国专利>
Speculative scheduling of instructions with source operand validity bit and rescheduling upon carried over destination operand invalid bit detection
Speculative scheduling of instructions with source operand validity bit and rescheduling upon carried over destination operand invalid bit detection
展开▼
机译:使用源操作数有效位进行指令的推测性调度,并在检测到目标操作数无效位后重新调度
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method and apparatus to execute data speculative instructions in a processor comprising at least one source register, each source register comprising a bit to indicate validity of data in the at least one source register. A data validity circuit coupled to the one or more source registers to determine the validity of the data in the source registers, and to indicate the validity of the data in a destination register based upon the validity bit in the at least one source register. The processor optionally comprising a checker unit to retire those instructions from the execution unit which write valid data to the destination register, and to re-schedules those instructions for execution which write invalid data to the destination register.
展开▼