首页>
外国专利>
Three source operand floating-point addition instruction with operand negation bits and intermediate and final result rounding
Three source operand floating-point addition instruction with operand negation bits and intermediate and final result rounding
展开▼
机译:带操作数取反位以及中间和最终结果舍入的三源操作数浮点加法指令
展开▼
页面导航
摘要
著录项
相似文献
摘要
A processor includes a decode unit to decode a three source floating point addition instruction indicating a first source operand having a first floating point data element, a second source operand having a second floating point data element, and a third source operand having a third floating point data element. An execution unit is coupled with the decode unit. The execution unit, in response to the instruction, stores a result in a destination operand indicated by the instruction. The result includes a result floating point data element that includes a first floating point rounded sum. The first floating point rounded sum represents an additive combination of a second floating point rounded sum and the third floating point data element. The second floating point rounded sum represents an additive combination of the first floating point data element and the second floating point data element.
展开▼