首页> 外国专利> Method and apparatus for sampling digital data at a virtually constant rate, and transferring that data into a non-constant sampling rate device

Method and apparatus for sampling digital data at a virtually constant rate, and transferring that data into a non-constant sampling rate device

机译:用于以几乎恒定的速率采样数字数据并将该数据传输到非恒定采样率设备的方法和设备

摘要

An improved data acquisition system interface provides virtually constant sampling of input signals and provides those signals in a digitized format to a data acquisition unit that may not be able to sample at a constant rate without missing or “losing” some of the samples. The present invention acts as a front end interface that temporarily latches the sampled data, expands the data into multiple parallel signals, then stores the multiple parallel signals in a dual-port FIFO memory unit. Finally, the multiple parallel signals are transferred into the data acquisition unit at a lower frequency, and the transfer operations take place only when the data acquisition unit is ready to accept data. Since the front end misses no sampling intervals (i.e., it always takes a sample according to an extremely constant frequency crystal clock), then the data acquisition unit will be provided with all of these samples without losing any data. The only requirement is that the data throughput of the multiple parallel signals into the data acquisition unit be greater than or equal to the data sampling rate of the original signal at the front end. The present invention can be used with pure digital signals to capture their precise times of logic state transitions, or with serial data signals in which the precise moments of transition can be used to decipher the serial data. Moreover, the interface can be used with analog signals that are digitized using an analog-to-digital converter.
机译:改进的数据采集系统接口可提供几乎恒定的输入信号采样,并将这些数字化格式的信号提供给数据采集单元,该数据采集单元可能无法以恒定速率进行采样而不会丢失或丢失某些采样。本发明用作前端接口,其临时锁存采样数据,将数据扩展为多个并行信号,然后将多个并行信号存储在双端口FIFO存储单元中。最后,多个并行信号以较低的频率传输到数据采集单元中,并且只有在数据采集单元准备好接受数据时才进行传输操作。由于前端不丢失任何采样间隔(即,它始终根据极恒定频率的晶体时钟来采样),因此将为数据采集单元提供所有这些采样而不会丢失任何数据。唯一的要求是,多个并行信号进入数据采集单元的数据吞吐量应大于或等于前端原始信号的数据采样率。本发明可以与纯数字信号一起使用以捕获它们的逻辑状态转换的精确时间,或者与串行数据信号一起使用,在串行数据信号中可以使用精确的转换时刻来解密串行数据。此外,该接口可与使用模数转换器数字化的模拟信号一起使用。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号