首页>
外国专利>
COMPUTER SYSTEM ARCHITECTURE AND MEMORY CONTROLLER FOR CLOSE-COUPLING WITHIN A HYBRID PROCESSING SYSTEM UTILIZING AN ADAPTIVE PROCESSOR INTERFACE PORT
COMPUTER SYSTEM ARCHITECTURE AND MEMORY CONTROLLER FOR CLOSE-COUPLING WITHIN A HYBRID PROCESSING SYSTEM UTILIZING AN ADAPTIVE PROCESSOR INTERFACE PORT
展开▼
机译:利用自适应处理器接口端口在混合处理系统中实现闭合耦合的计算机系统架构和内存控制器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A computer system architecture and memory controller for close-coupling within a hybrid computing system using an adaptive processor interface port (“APIP”) added to, or in conjunction with, the memory and I/O controller chip of the core logic. Memory accesses to and from this port, as well as the main microprocessor bus, are then arbitrated by the memory control circuitry forming a portion of the controller chip. In this fashion, both the microprocessors and the adaptive processors of the hybrid computing system exhibit equal memory bandwidth and latency. In addition, because it is a separate electrical port from the microprocessor bus, the APIP is not required to comply with, and participate in, all FSB protocol. This results in reduced protocol overhead which results higher yielded payload on the interface.
展开▼