首页>
外国专利>
Optimized generation of hardware from source programs with multiplications
Optimized generation of hardware from source programs with multiplications
展开▼
机译:通过乘法优化从源程序生成硬件
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method of compiling a source program to produce hardware, includes the steps of: a) carrying out data flow analysis of the source program to produce a data flow representation of the source program, which data flow representation comprises a number of multipliers each arranged to accept first and second input arguments having first and second input bit widths respectively, and to produce an output having an output bit width; and b) optimising the data flow representation so that said input bit widths and output bit width are minimised, even if this results in the input bit widths and output bit width not all being the same for some or all of said multipliers. c) carrying out high level synthesis on the optimised data flow representation, including sharing functional units, having input and output bit widths, between said multipliers in such a way that the area of silicon required to produce said functional units is minimised, even if this results in said functional unit input and output bit widths not all being the same. IMAGE
展开▼