首页>
外国专利>
Multi-queue FIFO memory systems that utilize read chip select and device identification codes to control one-at-a-time bus access between selected FIFO memory chips
Multi-queue FIFO memory systems that utilize read chip select and device identification codes to control one-at-a-time bus access between selected FIFO memory chips
Multi-Q FIFO memory systems include a plurality of multi-Q first-in first-out (FIFO) memory chips electrically coupled to a data output bus. The plurality of multi-Q FIFO memory chips, which are responsive to respective identification codes ID and respective read chip select signals (/RCS), are configured to support an enhanced multi-chip expansion mode of operation. This expansion mode of operation uses the read chip select signals to control one-at-a-time access of at least two selected multi-Q FIFO memory chips receiving equivalent ID codes and equivalent read addresses to the output data bus during read operations.
展开▼