首页>
外国专利>
Factored nanoscale multiplexer/demultiplexer circuit for interfacing nanowires with microscale and sub-microscale electronic devices
Factored nanoscale multiplexer/demultiplexer circuit for interfacing nanowires with microscale and sub-microscale electronic devices
展开▼
机译:用于将纳米线与微米级和亚微米级电子设备接口的因子分解纳米级多路复用器/多路分解器电路
展开▼
页面导航
摘要
著录项
相似文献
摘要
Embodiments of the present invention are related to nanoscale multiplexers and demultiplexers that employ randomly fabricated interconnections between nanowire signal lines and microscale or sub-microscale address lines. A greater number of address lines than a minimal number of address lines needed for unique addressing in a deterministic, non-randomly fabricated multiplexer or demultiplexer are used. The number of address lines in excess of the minimal number of address lines needed for unique addressing in a deterministic multiplexer or demultiplexer are referred to as supplemental address lines. The number of supplemental address lines needed for a randomly fabricated nanoscale multiplexer or demultiplexer can be decreased by employing two stages within the multiplexer or demultiplexer, the first stage having deterministically fabricated interconnections between signal lines and a first set of address lines, and the second stage having randomly fabricated interconnections between signal lines and a second set of address lines.
展开▼