首页>
外国专利>
Embedded system with reduced susceptibility to single event upset effects
Embedded system with reduced susceptibility to single event upset effects
展开▼
机译:嵌入式系统对单事件翻转效果的敏感性降低
展开▼
页面导航
摘要
著录项
相似文献
摘要
An embedded system with reduced susceptibility to single event upset effects. The system includes an instruction memory that can store at least one instruction set. The instruction memory utilizes a parity checking error-detection scheme. The system also includes a non-volatile memory that can store a copy of the at least one instruction set, and a data memory that can store at least one data sequence. The data memory utilizes an error correction coding (ECC) scheme. A controller, which is responsive to the instruction memory, the non-volatile memory, and the data memory, replaces the at least one instruction set in the instruction memory with the copy of the at least one instruction set from the non-volatile memory, if a parity error is detected in connection with the at least one instruction set in the instruction memory. The controller also operates in conjunction with the data memory to implement the ECC scheme.
展开▼