首页> 外国专利> Method of generating a schematic driven layout for a hierarchical integrated circuit design

Method of generating a schematic driven layout for a hierarchical integrated circuit design

机译:产生用于分层集成电路设计的示意性驱动布局的方法

摘要

A method of generating a schematic driven layout for an integrated circuit design includes steps of: (a) receiving as input a representation of a integrated circuit design comprising a hierarchy of blocks; (b) selecting a block in the hierarchy of blocks that requires a physical design and that contains no missing components; (c) generating a physical design for the selected block so that the selected block is no longer a missing component of any other block; and (d) repeating steps (b) and (c) until a physical design has been generated for each block in the hierarchy of blocks.
机译:一种生成用于集成电路设计的示意性驱动布局的方法,包括以下步骤:(a)接收作为输入的包括块的层次的集成电路设计的表示; (b)在需要进行物理设计并且不包含任何缺失组件的块层次结构中选择一个块; (c)为选定的块生成物理设计,以使选定的块不再是任何其他块的缺失组件; (d)重复步骤(b)和(c),直到已经为块的层次结构中的每个块生成了物理设计。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号