首页> 外国专利> One bit full adder with sum and carry outputs capable of independent functionalities

One bit full adder with sum and carry outputs capable of independent functionalities

机译:一位全加法器,具有求和和输出功能,具有独立的功能

摘要

A one bit full adder with sum and carry outputs performs independent functions. The full adder includes at least one look up table (LUT) for implementing a sum function, and at least one carry circuit for implementing a carry/borrow function. The carry circuit includes a first multiplexer having first and second inputs, a select line input, and a carry/borrow output. The carry circuit also includes an AND gate, an OR gate and an XOR gate. The AND gate has two inputs, and an output connected to the first input of the first multiplexer. The OR gate has two inputs, and an output connected to the second input of the first multiplexer. The XOR gate has a first input, and an output connected to the select line input of the first multiplexer. A second multiplexer has an output connected to the first input of the XOR gate. The at least one LUT and the at least one carry circuit provides independent sum and carry outputs for different function requirements.
机译:具有求和和进位输出的一位全加器执行独立的功能。全加法器包括至少一个用于实现求和功能的查找表(LUT),以及至少一个用于实现进位/借位功能的进位电路。进位电路包括具有第一和第二输入,选择线输入和进位/借位输出的第一多路复用器。进位电路还包括与门,或门和异或门。与门具有两个输入,一个输出连接到第一多路复用器的第一输入。或门具有两个输入,一个输出连接到第一多路复用器的第二个输入。异或门具有第一输入,以及连接到第一多路复用器的选择线输入的输出。第二多路复用器的输出连接到XOR门的第一输入。至少一个LUT和至少一个进位电路为不同的功能要求提供独立的求和和进位输出。

著录项

  • 公开/公告号US2005289211A1

    专利类型

  • 公开/公告日2005-12-29

    原文格式PDF

  • 申请/专利权人 DEBOLEENA MINZ;

    申请/专利号US20050152954

  • 发明设计人 DEBOLEENA MINZ;

    申请日2005-06-15

  • 分类号G06F7/50;

  • 国家 US

  • 入库时间 2022-08-21 21:42:32

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号