首页>
外国专利>
Method and apparatus for generating bit errors in a forward error correction (FEC) system to estimate power dissipation characteristics of the system
Method and apparatus for generating bit errors in a forward error correction (FEC) system to estimate power dissipation characteristics of the system
展开▼
机译:在前向纠错(FEC)系统中产生位错误以估计系统的功耗特性的方法和装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method and apparatus for generating and inserting bit errors in data words that have been encoded in a forward error correction (FEC) system in order to estimate power dissipation. In accordance with the present invention, it has been determined that a burst error generator that is capable of erroring the maximum number of correctable data bits in every FEC encoded frame, which allows the designer to accurately produce test vectors that are suitable for use in commercially available power estimation tools. In addition, after the IC is produced, the burst error generator of the present invention can be enabled to provide real-time FEC power dissipation data for use in system thermal modeling, thus obviating the need to use costly external devices that emulate a given error rate. Furthermore, the power dissipation data obtained in real-time may be used to refine the initial design power estimate, which will then allow the designer to develop a more accurate prediction of power consumption for future IC designs. Thus, the burst error generator of the present invention is capable of reducing iterations of IC designs by accurately estimating the worst-case power dissipation of FEC decoders.
展开▼