首页>
外国专利>
System and method for determining a highest level signal name in a hierarchical VLSI design
System and method for determining a highest level signal name in a hierarchical VLSI design
展开▼
机译:用于确定分层VLSI设计中最高级别信号名称的系统和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
Systems, methods, and software products determine a highest level signal name in a hierarchical circuit design. A signal path is traced into a hierarchically lower level of the circuit design from a predetermined net in the circuit design to a predetermined terminal instance, while adding indicia, to an instance history list, of each subsequent instance encountered. A port instance is determined on the terminal instance associated with a selected net for which the highest level signal name is to be determined. The selected net is designated as the current net. For each stored indicia in the instance history list, the net connected to the current net in a hierarchical parent of the instance identified by the indicia is determined, to establish a next current net. If a condition exists wherein there is no connection from the current net to a hierarchically higher level instance, then the current net is established as the highest level signal name for the selected net.
展开▼