首页> 外国专利> Correction techniques and overlay metrology of the layers for the IC fabrication

Correction techniques and overlay metrology of the layers for the IC fabrication

机译:集成电路制造层的校正技术和覆盖层计量

摘要

System that facilitates measurement and correction of overlay error between multiple layers of the wafer (402) is disclosed. Determining overlay targets representing the overlay of layers of more than two wafers (402) and (406), the overlay errors present in the (406) overlay target, as a result, the system, three or more wafer (402) I and a (408) measurement component for determining the overlay error between the layers. Between adjacent layers, and, in order to correct overlay error between the layers that are not adjacent, well, this correction measurements (408) acquires the measurement component is at least partially control component (410) is provided I based on.
机译:公开了有助于测量和校正晶片(402)的多层之间的覆盖误差的系统。确定代表两个以上晶片(402)和(406)的层的覆盖的覆盖目标,结果,(406)覆盖目标中存在的覆盖误差导致系统,三个或更多个晶片(402)I和一个或多个晶片。 (408)测量组件,用于确定层之间的重叠误差。在相邻的层之间,并且为了校正不相邻的层之间的重叠误差,该校正测量(408)获取至少部分基于I提供的控制分量(410)的测量分量。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号