首页>
外国专利>
Bit timing of the digital detector circuit in order to regenerate the bit timing of the data stream and the mannered null data stream signal which controls
Bit timing of the digital detector circuit in order to regenerate the bit timing of the data stream and the mannered null data stream signal which controls
展开▼
机译:数字检测器电路的位时序,以便重新生成数据流和控制方式的空数据流信号的位时序
展开▼
页面导航
摘要
著录项
相似文献
摘要
A digital detector circuit for recovering the bit timing of a data stream with a PLL includes a digital phase detector and a digital pulse length detector whose output signals are added and integrated, and the result is used for controlling the oscillator frequency. The output signal of the pulse length detector is determined by a corresponding algorithm, one slow and two fast, with direction-dependent output signals of the pulse length detector being generated.
展开▼