A data processing device 1 has flash ROM having a plurality of sectors, and a CPU for erasing data stored in a predetermined area of the flash ROM. A plurality of erase areas is set in the flash ROM based on the sector structures of a plurality of flash ROM devices. The CPU erases data using the erase areas set in flash ROM.
展开▼