Packet recognizer with hardware/software tradeoff

摘要

Techniques that enable a design tradeoff between performing packet recognition in hardware and software. A packet recognizer according to the present teachings includes a hardware portion having a functionality that is selected in response to a tradeoff in a relative complexity of the hardware portion and a software portion of the packet recognizer.