首页>
外国专利>
Memory circuit arrangement and method for reading and/or verifying the status of memory cells of a memory cell array
Memory circuit arrangement and method for reading and/or verifying the status of memory cells of a memory cell array
展开▼
机译:用于读取和/或验证存储单元阵列的存储单元状态的存储电路装置和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A memory circuit arrangement includes a memory cell array having a plurality of memory cells. A memory read/verify control circuit controls a read operation and/or a verify operation on one or a plurality of memory cells of the memory cell array. The memory read/verify control circuit is adapted to read and/or verify the status of each memory cell of the memory cell array according to read and/or verify instruction information on memory cell level.
展开▼