首页> 外国专利> Novel thinning process for 3 - dimensional integration via wafer bonding

Novel thinning process for 3 - dimensional integration via wafer bonding

机译:通过晶圆键合进行3维集成的新型减薄工艺

摘要

First and second semiconductor wafers are bonded together, with at least one of the wafers having a first layer of silicon, an intermediate oxide layer and a second layer of silicon. The first silicon layer is initially mechanically reduced by around 80% to 90% of its thickness. The remaining silicon layer is further reduced by a plasma etch which may leave an uneven thickness. With appropriate masking the uneven thickness is made even by a second plasma etch. Remaining silicon is removed by a dry etch with XeF2 or BrF3 to expose the intermediate oxide layer. Prior to bonding the semiconductor wafers may be provided with various semiconductor devices to which electrical connections are made through conducting vias formed through the exposed intermediate oxide layer.
机译:将第一和第二半导体晶片结合在一起,其中至少一个晶片具有第一硅层,中间氧化物层和第二硅层。首先将第一硅层机械地减小其厚度的大约80%至90%。通过等离子蚀刻进一步减少了剩余的硅层,这可能会留下不均匀的厚度。通过适当的掩膜,即使通过第二次等离子体蚀刻也可以形成不均匀的厚度。通过使用XeF 2 或BrF 3 的干法蚀刻去除剩余的硅,以暴露中间氧化物层。在键合之前,可以为半导体晶片提供各种半导体器件,通过穿过暴露的中间氧化物层形成的导电通孔与半导体器件进行电连接。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号