Serial to parallel and parallel to serial converter for digital data is based on coupled latching registers

摘要

The serial to parallel converter circuit handles a data stream of m bits where the m bits contains 2n data bits and k data bits. The data is received by a first register [162] consisting of m-1 D type register latches [DF]. This is coupled to a second register having m register stages [164].