首页> 外国专利> Hybrid connection techniques for originals of data and the clock effort in dominant circuits which the charge distribution during the evaluation reduce

Hybrid connection techniques for originals of data and the clock effort in dominant circuits which the charge distribution during the evaluation reduce

机译:混合连接技术,用于数据原始数据和主导电路中的时钟消耗,可降低评估过程中的电荷分布

摘要

A domino logic circuit (400) includes a precharge device (101) precharging a precharge node (110) during a precharge phase and a logic block (121, 123, 125, 127, 129) receiving plural input signals (A, B, C, D, E) to conditionally discharge the precharge node. In this improvement a second precharge device (155) precharges an intermediate node (122) when a particular input signal (E) controls its corresponding logic device to be nonconducting. The intermediate node precharged by this second precharge device may be any intermediate node including the last in a serial chain from the precharge node. This second precharge device may be used with a third precharge device (114) according to the prior art which precharges the intermediate node during the precharge phase. This domino logic circuit may be used with another precharge device (150) controlled by a second input signal (D) different from the first input signal. This additional precharge device may be used to precharge the same intermediate node or another intermediate node. If the input signal controlling the second precharge device is unconstrained, then the circuit preferably includes a clock controlled precharge device to precharge the intermediate node during the precharge phase and a discharge control device disposed between said logic block and ground preventing discharge during the precharge phase. Alternatively, the input signal may be clocked and guaranteed low during the precharge phase. In this case, the clocked precharge of the intermediate node and the discharge control device are optional.
机译:多米诺逻辑电路(400)包括在预充电阶段对预充电节点(110)进行预充电的预充电设备(101)和接收多个输入信号(A,B,C的逻辑块(121、123、125、127、129)) ,D,E)有条件地将预充电节点放电。在该改进中,当特定输入信号(E)控制中间节点(122)的相应逻辑设备不导通时,第二预充电设备(155)对中间节点(122)进行预充电。由该第二预充电设备预充电的中间节点可以是任何中间节点,包括来自预充电节点的串行链中的最后一个。该第二预充电装置可以与根据现有技术的第三预充电装置(114)一起使用,该第三预充电装置在预充电阶段期间对中间节点进行预充电。该多米诺逻辑电路可以与由与第一输入信号不同的第二输入信号(D)控制的另一个预充电装置(150)一起使用。该附加的预充电设备可以用于对同一中间节点或另一中间节点进行预充电。如果控制第二预充电装置的输入信号不受约束,则电路优选地包括时钟控制的预充电装置,以在预充电阶段对中间节点进行预充电;以及放电控制装置,其布置在所述逻辑块与地之间,以防止在预充电阶段放电。或者,可以在预充电阶段对输入信号进行时钟控制并保证为低电平。在这种情况下,中间节点的定时预充电和放电控制设备是可选的。

著录项

  • 公开/公告号DE69933813T2

    专利类型

  • 公开/公告日2007-04-12

    原文格式PDF

  • 申请/专利权人

    申请/专利号DE1999633813T

  • 发明设计人

    申请日1999-04-29

  • 分类号H03K19/096;H03K19/003;

  • 国家 DE

  • 入库时间 2022-08-21 20:27:17

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号