首页> 外国专利> Cavity and membrane forming method for e.g. microfluidic application, involves etching insulating layer from semiconductor superficial layer to form cavity and membrane in superficial layer of silicon on insulator wafer

Cavity and membrane forming method for e.g. microfluidic application, involves etching insulating layer from semiconductor superficial layer to form cavity and membrane in superficial layer of silicon on insulator wafer

机译:腔和膜形成方法,例如微流体应用,涉及从半导体表层蚀刻绝缘层,以在绝缘体晶片上的硅表层中形成空腔和膜

摘要

The method involves selecting a silicon on insulator (SOI) wafer (2) e.g. epitoxial SOI wafer, comprising a semiconductor superficial layer (4) on an insulating layer (6), where the insulating layer forms a barrier layer. The insulating layer is etched from the semiconductor superficial layer to form cavity and membrane in the semiconductor superficial layer of the silicon on insulator wafer. Independent claims are also included for the following: (1) a method for forming a closed or semi-closed volume (2) a method for forming a microvalve.
机译:该方法涉及选择例如绝缘体上的硅(SOI)晶片(2)。外延SOI晶片,包括在绝缘层(6)上的半导体表面层(4),其中该绝缘层形成阻挡层。从半导体表面层蚀刻绝缘层,以在绝缘体晶片上的硅的半导体表面层中形成空腔和膜。还包括以下方面的独立权利要求:(1)形成封闭或半封闭体积的方法(2)形成微阀的方法。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号