首页> 外国专利> Transistors having gate pattern for self-alignment with channel impurity diffusion region in active region and methods of forming the same

Transistors having gate pattern for self-alignment with channel impurity diffusion region in active region and methods of forming the same

机译:具有用于与有源区中的沟道杂质扩散区自对准的栅极图案的晶体管及其形成方法

摘要

A transistor having a gate pattern suitable for self-alignment with a channel impurity diffusion region in an active region includes an active region and an isolation layer disposed in a semiconductor substrate. The isolation layer is formed to define the active region. An insulating layer covering the active region and the isolation layer is disposed. The insulating layer has a channel-induced hole on the active region. A channel impurity diffusion region and a gate trench are formed in the active region to be aligned with the channel-induced hole. The insulating layer is removed from the semiconductor substrate. A gate pattern is disposed in the gate trench to overlap the channel impurity diffusion region.
机译:具有适合于与有源区中的沟道杂质扩散区自对准的栅极图案的晶体管包括有源区和设置在半导体衬底中的隔离层。形成隔离层以限定有源区。设置覆盖有源区和隔离层的绝缘层。绝缘层在有源区上具有沟道引起的空穴。在有源区中形成沟道杂质扩散区和栅极沟槽,以与沟道感应的空穴对准。从半导体衬底去除绝缘层。栅极图案设置在栅极沟槽中以与沟道杂质扩散区重叠。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号