首页> 外国专利> THREE-DIMENSIONAL ARCHITECTURE FOR SELF-CHECKING AND SELF-REPAIRING INTEGRATED CIRCUITS

THREE-DIMENSIONAL ARCHITECTURE FOR SELF-CHECKING AND SELF-REPAIRING INTEGRATED CIRCUITS

机译:自检和自修复集成电路的三维结构

摘要

A three-dimensional architecture chip includes a base chip including a unit integrated thereon and configured to perform electrical signal operations. An active layer is separately fabricated from the base layer. The active layer includes a component to service the unit of the base chip. The active layer is bonded to the base chip such that the component is aligned in vertical proximity of the unit. An electrical connection connects the unit to the component through vertical layers of at least one of the base chip and the active layer.
机译:三维架构芯片包括基本芯片,该基本芯片包括集成在其上并被配置为执行电信号操作的单元。有源层与基础层分开制造。有源层包括为基础芯片的单元提供服务的组件。有源层结合到基础芯片,使得部件在单元的垂直附近对准。电连接通过基本芯片和有源层中至少一个的垂直层将单元连接到组件。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号