Apparatus for inputting clock signal and data signals of small amplitude level with start timing of inputting clock signal ahead of that of inputting data signals

摘要

In an apparatus including a shift register adapted to pass a start signal therethrough in synchronization with a clock signal of a large amplitude level to sequentially generate a plurality of latch signals, a data register adapted to latch sequential data signals of the large amplitude level in synchronization with the latch signals, and a data latch circuit adapted to latch all the sequential data signals latched in the data register in synchronization with a strobe signal, a receiver converts differential clock signals of a small amplitude level into the clock signal of the large amplitude level from a timing of generation of the strobe signal to a timing of completion of latching all the sequential data signals in the data register, and transmits the clock signal of the large amplitude level to the shift register, and also, converts differential data signals of the small amplitude level into the sequential data signals from a timing of generation of the start signal to the timing of completion of latching all the sequential data signals in the data register and transmits the sequential data signals to the data register.