首页> 外国专利> Integrated circuit devices having data inversion circuits therein with multi-bit prefetch structures and methods of operating same

Integrated circuit devices having data inversion circuits therein with multi-bit prefetch structures and methods of operating same

机译:具有其中具有多位预取结构的数据反转电路的集成电路器件及其操作方法

摘要

Integrated circuit devices include data inversion circuits therein that are configured to evaluate at least first and second ordered groups of input data in parallel with an ordered group of output data previously generated by the data inversion circuit. The data inversion circuit is further configured to generate inverted versions of the first and second ordered groups of input data as versions of the first and second ordered groups of data in parallel at outputs thereof whenever a number of bit differences between the first ordered group of input data and the ordered group of output data is greater than one-half a size of the first ordered group of input data and a number of bit differences between the second ordered group of input data and the version of the first ordered group of input data is greater than one-half a size of the second ordered group of input data, respectively.
机译:集成电路器件中包括数据反转电路,该数据反转电路被配置为与由数据反转电路先前生成的输出数据的有序组并行地评估至少第一和第二有序输入数据组。数据反转电路还被配置为每当输入的第一有序组之间的比特差很多时,生成第一和第二有序组的输入数据的反转版本,作为并行的第一和第二有序组的数据的版本。数据和输出数据的有序组的大小大于输入数据的第一有序组的大小的二分之一,并且输入数据的第二有序组和输入数据的第一有序组的版本之间的位差为分别大于输入数据的第二有序组的大小的一半。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号