首页>
外国专利>
Methods and circuits for output of sample-and-hold in pipelined ADC
Methods and circuits for output of sample-and-hold in pipelined ADC
展开▼
机译:流水线ADC中采样保持输出的方法和电路
展开▼
页面导航
摘要
著录项
相似文献
摘要
Methods and circuit embodiments are disclosed for implementing an improved signal path for a sample-and-hold output. In exemplary embodiments, a sample-and-hold signal path for use in a pipelined ADC includes a sample-and-hold circuit configured to operate in two distinct phases. The sample-and-hold circuit includes an input node, an output node, and a power supply node. The power supply node is configured to power down the op amp during one phase and power up the op amp during the other phase. The sample-and-hold stage is configured to provide output during one phase only. Other aspects of the invention include embodiments in which a sample-and-hold stage signal path in a pipelined analog-to-digital converter is configured to accommodate a plurality of parallel outputs.
展开▼