首页>
外国专利>
Loop back testing structure for high-speed serial bit stream TX and RX chip set
Loop back testing structure for high-speed serial bit stream TX and RX chip set
展开▼
机译:高速串行比特流TX和RX芯片组的环回测试结构
展开▼
页面导航
摘要
著录项
相似文献
摘要
A bit stream multiplexer includes an input ordering block, a plurality of multiplexers, an output ordering block, and a loop back circuitry. A bit stream demultiplexer includes an input ordering block, a plurality of demultiplexers, and an output ordering block. During testing, the transmit multiplexing integrated circuit and the receive demultiplexing integrated circuit are coupled into a circuit tester. Then, a plurality of input lines of the transmit multiplexing integrated circuit are coupled to a plurality of output data lines of the circuit tester. A loop back output of the transmit multiplexing integrated circuit is then coupled to a loop back input of the receive demultiplexing integrated circuit. A plurality of output lines of the receive demultiplexing integrated circuit are coupled to a plurality of input data lines of the circuit tester. Further, loop back control signals of the transmit multiplexing integrated circuit and the receive demultiplexing integrated circuit are coupled to control outputs of the circuit tester. The circuit tester is then operated to test the functionality of the integrated circuits.
展开▼