首页>
外国专利>
How to access dynamic random access memory devices, dynamic random access memory devices, semiconductor memory devices
How to access dynamic random access memory devices, dynamic random access memory devices, semiconductor memory devices
展开▼
机译:如何访问动态随机存取存储设备,动态随机存取存储设备,半导体存储设备
展开▼
页面导航
摘要
著录项
相似文献
摘要
A synchronous dynamic random access memory is capable of accessing data in a memory cell array therein in synchronism with a system clock from an external system such as a central processing unit (CPU). The synchronous DRAM receives an external clock CLK and includes a plurality of memory banks 12, 14 each including a plurality of memory cells and operable in either an active cycle or a precharge cycle, a circuit (70, 108) for receiving a row address strobe signal RAS and latching a logic level of the row address strobe signal RAS in response to the clock CLK, an address input circuit for receiving an externally generated address SRA10, SRA11 selecting one of the memory banks, and a circuit (540, 542) for receiving the latched logic level and the address from the address input circuit and for outputting an activation signal to the memory bank 12, 14 selected by the address, and inactivation signals to unselected memory banks 12, 14 when the latched logic level is a first logic level, so that the selected memory bank 12, 14 responsive to the activation signal operates in the active cycle while the unselected memory banks (12, 14) responsive to the inactivation signals operate in the precharge cycle. IMAGE
展开▼