首页> 外国专利> Temperature Dependent Bias for Minimal Stand-by Power in CMOS Circuits

Temperature Dependent Bias for Minimal Stand-by Power in CMOS Circuits

机译:CMOS电路中的最小待机功耗取决于温度的偏置

摘要

A circuit is disclosed which generates such a bias voltage that when this bias voltage is received by a large plurality of devices of a semiconductor chip, power consumption is reduced in the stand-by mode at any particular operating temperature. The disclosed circuit contains at least one monitor FET, which is kept in its off-state, and which has common properties with the large plurality of FET devices. The temperature dependent leakage current of the monitor FET is sensed, and used to generate the bias voltage in proportion to the leakage current. This bias voltage is received by the large plurality FET devices on their gate electrodes, or on their body terminals.
机译:公开了一种电路,该电路生成这样的偏置电压,使得当该偏置电压被半导体芯片的大量多个器件接收时,在待机模式下在任何特定的工作温度下功耗都降低了。所公开的电路包含至少一个监控器FET,该监控器FET保持在其截止状态,并且与大量的多个FET器件具有共同的特性。检测到监控器FET的温度相关泄漏电流,并将其用于生成与泄漏电流成比例的偏置电压。该偏置电压由多个FET器件在其栅电极上或在其体端子上接收。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号