首页>
外国专利>
System for a Combined Error Correction Code and Cyclic Redundancy Check Code for a Memory Channel
System for a Combined Error Correction Code and Cyclic Redundancy Check Code for a Memory Channel
展开▼
机译:用于存储通道的组合纠错码和循环冗余校验码的系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A memory system is provided that performs error correction at a memory device level. The memory system comprises a memory hub device integrated in the memory module and a link interface integrated in the memory hub device that provides a communication pathway between the memory hub device and an external memory controller. The link interface comprises first error correction logic integrated in the link interface that performs error correction operations on first data that is received from the external memory controller via a first memory channel to be transmitted to a set of memory devices. The first error correction logic generates a first error signal to the external memory controller in response to the first error correction logic detecting a first error in the first data. Link interface control logic integrated in the link interface controls the transmission of the first data to the set of memory devices.
展开▼