首页>
外国专利>
LOW-POWER ANALOG-CIRCUIT ARCHITECTURE FOR DECODING NEURAL SIGNALS
LOW-POWER ANALOG-CIRCUIT ARCHITECTURE FOR DECODING NEURAL SIGNALS
展开▼
机译:用于解码神经信号的低功耗模拟电路架构
展开▼
页面导航
摘要
著录项
相似文献
摘要
A microchip for performing a neural decoding algorithm is provided. The microchip is implemented using ultra-low power electronics. Also, the microchip includes a tunable neural decodable filter implemented using a plurality of amplifiers, a plurality of parameter learning filters, a multiplier, a gain and time-constant biasing circuits; and analog memory. The microchip, in a training mode, learns to perform an optimized translation of a raw neural signal received from a population of cortical neurons into motor control parameters. The optimization being based on a modified gradient descent least square algorithm wherein update for a given parameter in a filter is proportional to an averaged product of an error in the final output that the filter affects and a filtered version of its input. The microchip, in an operational mode, issues commands to controlling a device using learned mappings.
展开▼