首页>
外国专利>
System and method for providing an ultra low power scalable digital-to-analog converter (DAC) architecture
System and method for providing an ultra low power scalable digital-to-analog converter (DAC) architecture
展开▼
机译:用于提供超低功耗可扩展数模转换器(DAC)架构的系统和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A system and method are disclosed for providing an ultra low power scalable digital-to-analog converter architecture. Refresh buffer circuits are provided to buffer a voltage reference resistor string. The refresh buffer circuits may be coupled to the resistor string at selected binary fold points. The refresh buffer circuits can reduce the output impedance of the resistor string. Also, each digital-to-analog converter channel can be provided with a multi-dimensional multiplexer that minimizes settling time. The number of refresh buffer circuits and the number of dimensions of the multiplexer can be selected to maximize circuit performance for a given load capacitance and bit rate of the digital-to-analog converter.
展开▼