首页>
外国专利>
Semiconductor memory device testable with a single data rate and/or dual data rate pattern in a merged data input/output pin test mode
Semiconductor memory device testable with a single data rate and/or dual data rate pattern in a merged data input/output pin test mode
展开▼
机译:可在合并数据输入/输出引脚测试模式下以单数据速率和/或双数据速率模式对半导体存储器件进行测试
展开▼
页面导航
摘要
著录项
相似文献
摘要
Provided is a semiconductor memory device testable with a single data rate (SDR) or a dual data rate (DDR) pattern in a merged data input/output pin (DQ) test mode. The device includes a first path circuit, a second path circuit, and a merged output generator configured to generate a merged data bit having a SDR and/or DDR pattern.
展开▼