首页> 外国专利> Design Structure for a Redundant Micro-Loop Structure for use in an Integrated Circuit Physical Design Process and Method of Forming the Same

Design Structure for a Redundant Micro-Loop Structure for use in an Integrated Circuit Physical Design Process and Method of Forming the Same

机译:用于集成电路物理设计过程的冗余微环结构的设计结构及其形成方法

摘要

A design structure for an integrated circuit including a first wire of a first level of wiring tracks, a second wire of a second level of wiring tracks, a third wire of a third level of wiring tracks, and a fourth wire located a first distance from the second wire in the second level of wiring tracks. A first via connects the first and second wires at a first location of the second wire. A second via connects the second and third wires at the first location, the second via is substantially axially aligned with the first via. A third via connecting the third and fourth wires at a second location of the fourth wire. A fourth via connecting the first and fourth wires at the second location, the fourth via is substantially axially aligned with the third via. The second, third, and fourth vias, and the third and fourth wires form a path between the first and second wires redundant to the first via.
机译:一种集成电路的设计结构,包括第一层布线轨线的第一线,第二层布线轨线的第二线,第三层布线轨线的第三线和与第一层布线线相距第一距离的第四层线在第二层布线轨道中的第二根导线。第一通路在第二导线的第一位置处连接第一导线和第二导线。第二通孔在第一位置连接第二和第三导线,第二通孔与第一通孔基本上轴向对准。第三通路在第三导线的第二位置处连接第三导线和第四导线。第四通路在第二位置处连接第一和第四导线,第四通路与第三通路基本轴向对准。第二,第三和第四通孔以及第三和第四导线在第一和第二导线之间形成对第一通孔冗余的路径。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号