首页>
外国专利>
Method for making very low Vt metal-gate/high-κ CMOSFETs using self-aligned low temperature shallow junctions
Method for making very low Vt metal-gate/high-κ CMOSFETs using self-aligned low temperature shallow junctions
展开▼
机译:利用自对准低温浅结制作非常低的 V I> t Sub>金属栅/高κCMOSFET的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
This invention proposes a method for making very low threshold voltage (Vt) metal-gate/high-κ CMOSFETs using novel self-aligned low-temperature ultra shallow junctions with gate-first process compatible with VLSI. At 1.2 nm equivalent-oxide thickness (EOT), good effective work-function of 5.3 and 4.1 eV, low Vt of +0.05 and 0.03 V, high mobility of 90 and 243 cm2/Vs, and small 85° C. bias-temperature-instability 32 mV (10 MV/cm, 1 hr) are measured for p- and n-MOS.
展开▼
机译:本发明提出了一种使用新颖的自对准低温超浅结且具有与VLSI兼容的栅极优先工艺来制造极低阈值电压(V t Sub>)金属栅/高κCMOSFET的方法。在1.2 nm等效氧化物厚度(EOT)时,良好的有效功函数为5.3和4.1 eV,V t Sub>的+0.05和0.03 V低,迁移率分别为90和243 cm 2 Sup> / Vs和p-和n-MOS的85°C较小的偏置温度不稳定性<32 mV(10 MV / cm,1小时)。
展开▼