fifo memory module with nichtflu00fcchtiger speicherstufe

• 1. 用于多级别单元模式非易失性存储器的成本优化单级别单元模式非易失性存储器 [P] . 中国专利： CN107466418B . 2021.05.07
• 2. 用于多级别单元模式非易失性存储器的成本优化单级别单元模式非易失性存储器 [P] . 中国专利： CN107466418A . 2017-12-12
• 3. fifo memory module with nichtflu00fcchtiger speicherstufe [P] . 德国专利： DE602005017360D1 . 2009-12-10

  机译： 具有非易失性存储器级别的fifo存储器模块

• 4. nichtflu00fcchtiger memory module and programmable spannungsreferenz for a nonvolatile memory module [P] . 德国专利： DE602006021635D1 . 2011-06-09

  机译： 非易失性存储模块的nichtfl u00fcchtiger存储模块和可编程spannungsreferenz

• 5. FIFO memory with single port memory modules for allowing simultaneous read and write operations [P] . 美国专利： US7181563B2 . 2007-02-20

  机译： 具有单端口存储模块的FIFO存储器，允许同时进行读写操作

• 1. Word Sense Disambiguation Model with a Cache-Like Memory Module [J] . LIN Qian, LIU Xin, XIN Chunlei, 东华大学学报（英文版） . 2021,第004期
• 2. A　New　FERA　Bus　Drive　and　Memory　Module　for　High　Speed　Data　Acquisition　System [J] . 中国科学院近代物理研究所和兰州重离子研究装置年报：英文版 . 1994,第000期
• 3. Module für SuperSpeed USB-zu-FIFO Bridge ICs [J] . Elektronikpraxis . 2015,第20APPa期
• 4. A novel parallel memory organization supporting multiple access types with matched memory modules [J] . Hu Chen, Sheng Liu, Shuming Chen, IEICE Electronics Express . 2012,第6期
• 5. Memory Allocation for Window-Based Image Processing on Multiple Memory Modules with Simple Addressing Functions [J] . Hasitha Muthumala WAIDYASOORIYA, Masanori HARIYAMA, Michitaka KAMEYAMA IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences . 2011,第1期
• 6. 28nm 0.3V 1W2R Sub-Threshold FIFO Memory for Multi-Sensor IoT Applications [C] . Huan-Jan Tseng, Po-Tsang Huang, Shang-Lin Wu, IEEE International System-on-Chip Conference . 2019
• 7. Low-power address pointer design for FIFO memory circuits. [D] . Ramamoorthy, Saravanan. 2009
• 8. Reversible Information Flow across the Medial Temporal Lobe: The Hippocampus Links Cortical Modules during Memory Retrieval [O] . Bernhard P. Staresina, Elisa Cooper, Richard N. Henson 2013
• 9. Performance characterization of a DRAM-NVM hybrid memory architecture for HPC applications using intel optane DC persistent memory modules [O] . Onkar Patil, Latchesar Ionkov, Jason Lee, 2019

• 1. Optimal Implementation of Two FIFO-Queues in Single-Level Memory [J] . Elena A. Aksenova ,Andrew V. Sokolov . 应用数学（英文） . 2011,第10期
• 2. Quantitative identification of compounds-dependent on-modules and differential allosteric modules from homologous ischemic networks [J] . LI Bing ,LIU Jun ,ZHANG Ying-ying . 中国药理学与毒理学杂志 . 2016,第10期
• 3. PS-injective Modules, PS-flat Modules and PS-coherent Rings [J] . Xiang Yue-ming ,Du Xian-kun(Communicated) . 数学研究通讯 . 2013,第002期
• 4. 减少多表连接对非易失性存储器写操作的研究 [C] . LI Xinchi ,李心池 ,ZHUGE Qingfeng . 2017年全国嵌入式系统学术会议 . 2017
• 5. 构建复合型铁电栅绝缘层提升有机晶体管非易失性存储器性能的研究 [A] . 徐妹娌 . 2021