首页>
外国专利>
METHOD FOR MAKING ARRAY OF MEMORY CELL, ARRAY OF MEMORY CELL, AND METHOD FOR OPERATING MEMORY CELL IN ARRAY OF MEMORY CELL
METHOD FOR MAKING ARRAY OF MEMORY CELL, ARRAY OF MEMORY CELL, AND METHOD FOR OPERATING MEMORY CELL IN ARRAY OF MEMORY CELL
展开▼
机译:制作记忆细胞阵列的方法,记忆细胞阵列以及在记忆细胞阵列中操作记忆细胞的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
PROBLEM TO BE SOLVED: To provide an inexpensive memory device.;SOLUTION: An array of memory cells configured to store at least one bit per 1 F2 includes substantially vertical structures providing an electronic memory function spaced apart a distance equal to one half of a minimum pitch of the array. The structures providing the electronic memory function are configured to store more than one bit per gate. The array also includes electrical contacts to the memory cells including the substantially vertical structures. The cells can be programmed to have one of a number of charge levels trapped in the gate insulator adjacent to the first source/drain region. Thereby, the channel region has a first voltage threshold region and a second voltage threshold region, and the programmed cell operates at reduced drain source current.;COPYRIGHT: (C)2011,JPO&INPIT
展开▼
机译:解决的问题:提供一种廉价的存储设备。解决方案:配置为每1 F 2 Sup>至少存储一位的存储单元阵列包括基本垂直的结构,该结构提供了间隔开的电子存储功能。距离等于阵列最小间距的一半。提供电子存储功能的结构被配置为每个门存储多于一位。该阵列还包括与包括基本垂直结构的存储单元的电接触。可以将单元编程为具有与第一源极/漏极区域相邻的栅绝缘体中捕获的多个电荷电平之一。从而,沟道区域具有第一电压阈值区域和第二电压阈值区域,并且被编程的单元在减小的漏极源极电流下工作。;版权所有:(C)2011,JPO&INPIT
展开▼