首页> 外国专利> METHOD OF MAKING A SEMICONDUCTOR CHIP ASSEMBLY WITH A POST/BASE/FLANGE HEAT SPREADER AND A CAVITY IN THE FLANGE

METHOD OF MAKING A SEMICONDUCTOR CHIP ASSEMBLY WITH A POST/BASE/FLANGE HEAT SPREADER AND A CAVITY IN THE FLANGE

机译:用柱/基/法兰传热器和法兰中的腔体制造半导体芯片的方法

摘要

A method of making a semiconductor chip assembly includes providing a post and a base, mounting an adhesive on the base including inserting the post into an opening in the adhesive, mounting a first conductive layer on the adhesive including aligning the post with an aperture in the first conductive layer, then flowing the adhesive between the post and the first conductive layer, solidifying the adhesive, then etching the post to form a first cavity in the adhesive above the post, depositing a second conductive layer into the first cavity to form a second cavity that extends into the first cavity, providing a conductive trace that includes a pad, a terminal and a selected portion of the first conductive layer, providing a heat spreader that includes the post, the base and a flange that includes a selected portion of the second conductive layer that defines the second cavity, mounting a semiconductor device on the flange in the second cavity, electrically connecting the semiconductor device to the conductive trace and thermally connecting the semiconductor device to the heat spreader.
机译:一种制造半导体芯片组件的方法,包括:提供柱和基底;将粘合剂安装在基底上,包括将柱插入到粘合剂的开口中;将第一导电层安装在粘合剂上,包括将柱与孔中的孔对准。第一导电层,然后使粘合剂在柱和第一导电层之间流动,固化粘合剂,然后蚀刻柱以在柱上方的粘合剂中形成第一腔,将第二导电层沉积到第一腔中以形成第二腔延伸到第一腔中的空腔,提供包括焊盘,端子和第一导电层的选定部分的导电迹线,提供包括柱,基座和包括凸缘的选定部分的凸缘的散热器限定第二腔的第二导电层,将半导体器件安装在第二腔中的凸缘上,将半导体器件电连接副导电迹线,并将半导体器件热连接到散热器。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号