首页>
外国专利>
Merge microinstruction for minimizing source dependencies in out-of-order execution microprocessor with variable data size macroarchitecture
Merge microinstruction for minimizing source dependencies in out-of-order execution microprocessor with variable data size macroarchitecture
展开▼
机译:合并微指令以最小化具有可变数据大小宏体系结构的乱序执行微处理器中的源依赖性
展开▼
页面导航
摘要
著录项
相似文献
摘要
A microprocessor processes a macroinstruction that instructs the microprocessor to write an 8-bit result into only a lower 8 bits of an N-bit architected general purpose register. An instruction translator translates the macroinstruction into a merge microinstruction that specifies an N-bit first source register, an 8-bit second source register, and an N-bit destination register to receive an N-bit result. The N-bit first source register and the N-bit destination register are the N-bit architected general purpose register. An execution unit receives the merge microinstruction and responsively generates the N-bit result to be subsequently written to the N-bit architected general purpose register even though the macroinstruction only instructs the microprocessor to write the 8-bit result into the lower 8 bits of the N-bit architected general purpose register. Specifically, the execution unit directs the 8-bit result into the lower 8 bits of the N-bit result and directs the upper N-8 bits of the N-bit first source register into corresponding upper N-8 bits of the N-bit result.
展开▼