首页> 外国专利> METHOD FOR TESTING THE RESISTANCE OF AN INTEGRATED CIRCUIT TO AN ANALYSIS BY AUXILIARY CHANNEL

METHOD FOR TESTING THE RESISTANCE OF AN INTEGRATED CIRCUIT TO AN ANALYSIS BY AUXILIARY CHANNEL

机译:用辅助通道测试综合电路对分析的抵抗力的方法

摘要

The invention relates to a method for testing an integrated circuit comprising a step of collecting a set of points (Wk, i, j) of a physical quantity while the integrated circuit executes a multiplication. The method includes dividing the set of points into a plurality of subsets of points (Ci, j), computing an estimate (HWi, j) of the value of the physical quantity for each subset (Ci , j, and apply to subsets of lateral points (Ci, j) a horizontal transverse statistical processing step using estimates of the value of the physical quantity, to verify a hypothesis on variables manipulated by the integrated circuit.
机译:本发明涉及一种用于测试集成电路的方法,该方法包括以下步骤:在集成电路执行乘法的同时,收集一组物理量的点(Wk,i,j)。该方法包括将点的集合划分为点的多个子集(Ci,j),计算每个子集(Ci,j)的物理量的值的估计(HWi,j),并且将其应用于横向的子集。使用物理量值的估计值(Ci,j)进行水平横向统计处理步骤,以验证关于由集成电路操纵的变量的假设。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号