首页> 外国专利> METHOD serializer MULTIPLICATION positional arguments analog signals multiplicand mj f (2n) and the multiplier ni f (2n)

METHOD serializer MULTIPLICATION positional arguments analog signals multiplicand mj f (2n) and the multiplier ni f (2n)

机译:方法串行器MULTIPLICATION位置参数模拟信号被乘数[mj] f(2n)和乘数[ni] f(2n)

摘要

FIELD: information technologies.;SUBSTANCE: for every two conventionally "i" and "i+1" arguments of an analogue signal of a multiplier and analogue signals of positional structure of multiplier arguments, structures of analogue signals arguments of partial products are formed by linear logical structures AND1, AND2; the position structure of analogue signals of provisional sum is formed by means of a linear logical structure AND3 and is combined by means of a linear logical function AND1 for subsequent logical summation in the functional structure of a summator with a structure of arguments of analogue signals of intermediate sums of high-order digits, which is formed by means of combination by a linear logical function OR2 of intermediate sums of conventionally "i+2" and "i+3" arguments of an analogue signal of a multiplier and analogue signals of a positional structure of multiplicand arguments formed by means of linear logical structures AND4, AND5, AND6.;EFFECT: higher efficiency of multiplication operations performance.
机译:领域:信息技术;物质:对于乘数的模拟信号的每两个常规的“ i”和“ i + 1”自变量以及乘数自变量的位置结构的模拟信号,部分乘积的模拟信号自变量的结构由线性逻辑结构AND1,AND2;临时和模拟信号的位置结构是通过线性逻辑结构AND3形成的,并通过线性逻辑函数AND1进行组合,以便在求和器的功能结构和模拟信号的自变量结构中进行后续逻辑求和高阶数字的中间和,它是通过线性逻辑函数OR2的组合形成的,该线性逻辑函数OR2通常是乘法器的模拟信号的自变量的“ i + 2”和“ i + 3”的中间和与信号的模拟信号的中间和通过线性逻辑结构AND4,AND5,AND6形成的被乘数自变量的位置结构。效果:乘法运算性能的效率更高。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号