首页> 外国专利> METHOD FOR DETERMINING WIRING PATHWAY OF WIRING BOARD AND METHOD FOR DETERMINING WIRING PATHWAY OF SEMICONDUCTOR DEVICE

METHOD FOR DETERMINING WIRING PATHWAY OF WIRING BOARD AND METHOD FOR DETERMINING WIRING PATHWAY OF SEMICONDUCTOR DEVICE

机译:接线板的布线路径的确定方法和半导体装置的布线路径的确定方法

摘要

In an embodiment of the invention, a wiring pathway determining method includes: tracing continuously a first wiring forming grid to extend an additional wiring line from a starting point to one first already-selected intersection selected from plural first intersections; computing a first via allocatable region where an additional via can be allocated on a first wiring layer and a second via allocatable region where the additional via can be allocated on a second wiring layer based on positions of an already-designed wiring line and an already-designed via; allocating the additional via, in which a first already-selected intersection is included in an arbitrary position in a region of a lower surface, such that the lower surface is included in the first via allocatable region and such that an upper surface is included in a second via allocatable region; and tracing continuously a second wiring forming grid to extend the additional wiring line from the additional via to an ending point.
机译:在本发明的一个实施例中,一种布线路径确定方法包括:连续地跟踪第一布线形成网格,以将附加布线从起点延伸到从多个第一交叉点中选择的一个第一已经选择的交叉点;根据已经设计的布线和已经设计好的布线的位​​置,计算可以在第一布线层上分配附加通孔的第一通孔可分配区域和可以在第二布线层上分配附加通孔的第二通孔可分配区域通过设计分配附加通孔,其中在下表面的区域中的任意位置中包括第一已选择的交点,以使下表面包括在第一通孔可分配区域中,并且上表面包括在下通孔可分配区域中第二个通过可分配区域;连续地跟踪第二布线形成网格,以将附加布线从附加通孔延伸到终点。

著录项

  • 公开/公告号US2012060366A1

    专利类型

  • 公开/公告日2012-03-15

    原文格式PDF

  • 申请/专利权人 MIKIO NAKANO;

    申请/专利号US201113029972

  • 发明设计人 MIKIO NAKANO;

    申请日2011-02-17

  • 分类号H05K3/02;H05K3/10;

  • 国家 US

  • 入库时间 2022-08-21 17:33:57

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号