首页> 外国专利> TIMER MANAGER ARCHITECTURE BASED ON BINARY HEAP

TIMER MANAGER ARCHITECTURE BASED ON BINARY HEAP

机译:基于二进制堆的定时器管理器架构

摘要

An apparatus having a first memory and a circuit is disclosed. The first memory may be configured to store a plurality of timers. Each of the timers may have a respective value that indicates an expiration time. A first one of the timers nearest to expiring is generally stored at a first address of the first memory. The circuit may be configured to (i) assert a signal in response to the respective value of the first timer matching a counter of time, (ii) read a second of the timers and a third of the timers both from a second address of the first memory, (iii) sort the second timer and the third timer to determine which expires next and (iv) replace the first timer by writing one of the second timer or the third timer that expires next into the first memory at the first address.
机译:公开了一种具有第一存储器和电路的设备。第一存储器可以被配置为存储多个定时器。每个计时器可以具有指示到期时间的相应值。最接近到期​​的定时器中的第一个通常被存储在第一存储器的第一地址处。该电路可以被配置为(i)响应于与时间计数器匹配的第一定时器的相应值来断言信号,(ii)从定时器的第二地址读取第二个定时器和第三个定时器。第一存储器,(iii)对第二定时器和第三定时器排序,以确定下一个到期,并且(iv)通过将第二定时器或下一个到期的第三定时器中的一个写入第一存储器的第一地址来替换第一定时器。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号