首页>
外国专利>
Master-slave flip-flop with timing error correction
Master-slave flip-flop with timing error correction
展开▼
机译:具有定时误差校正的主从触发器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A digital logic circuit includes a logic element for providing a data signal, a clock for providing a clock signal and a master-slave flip-flop. The master-slave flip-flop includes a master latch for storing data on a master latch input at a first active edge of the clock signal and a slave latch for storing data on an output of the master latch at a second active edge of the clock signal following the first active edge. A timing error detector asserts an error signal in response to a change in the data signal during a detection period following the first active edge of the clock signal. A timing correction module selectively increases a propagation delay of the data signal from the logic element to the master latch input in response to the error signal.
展开▼