首页> 外国专利> METHOD FOR DESIGN VERIFICATION SYSTEM OF DIGITAL CIRCUITS AND THE VERIFICATION SYSTEM THEREOF

METHOD FOR DESIGN VERIFICATION SYSTEM OF DIGITAL CIRCUITS AND THE VERIFICATION SYSTEM THEREOF

机译:数字电路设计验证系统的方法及其验证系统

摘要

PURPOSE: A digital circuit verifying design system and a verifying system thereof are provided to increase reliability and accuracy by manufacturing a test interface device by a circuit diagram which is verified through integrated simulation. CONSTITUTION: A digital circuit card is analyzed in order to verify a digital circuit(S11). A test program of a digital test device is made in order to perform data communication with the digital circuit card. A circuit diagram of a test interface device which connects the digital circuit card is made(S60). The simulation model of the test interface device is made.
机译:目的:提供一种数字电路验证设计系统及其验证系统,以通过通过集成仿真验证的电路图制造测试接口设备来提高可靠性和准确性。构成:分析数字电路卡以验证数字电路(S11)。为了执行与数字电路卡的数据通信,制作了数字测试设备的测试程序。制作连接数字电路卡的测试接口设备的电路图(S60)。建立了测试接口设备的仿真模型。

著录项

  • 公开/公告号KR101192556B1

    专利类型

  • 公开/公告日2012-10-17

    原文格式PDF

  • 申请/专利权人

    申请/专利号KR20100077707

  • 发明设计人 권진혁;

    申请日2010-08-12

  • 分类号G06F11/22;G06F13;

  • 国家 KR

  • 入库时间 2022-08-21 17:07:20

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号