首页> 外国专利> Being dissipation power verification manner

Being dissipation power verification manner

机译:耗散功率验证方式

摘要

PROBLEM TO BE SOLVED: To estimate the power of an integrated circuit under design from circuit data whose configurations are described.;SOLUTION: This power consumption verification method of an integrated circuit is achieved by making a computer execute an operation rate calculation procedure for calculating the data toggle rate of each logical circuit module described with circuit data and a power total sum calculation procedure for calculating the data power by using a data toggle rate with respect to an element for which a data power is required, and for calculating the total sum of the power of all elements.;COPYRIGHT: (C)2011,JPO&INPIT
机译:解决的问题:从描述其配置的电路数据中估计正在设计的集成电路的功率;解决方案:这种集成电路的功耗验证方法是通过使计算机执行运算速率计算程序来计算集成电路的功率来实现的用电路数据和功率总和计算过程描述的每个逻辑电路模块的数据触发率,用于通过使用相对于需要数据功率的元件的数据触发率来计算数据功率,并计算总和。所有元素的力量。;版权所有:(C)2011,JPO&INPIT

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号